

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
17 July 2003 (17.07.2003)

PCT

(10) International Publication Number
WO 03/058434 A1(51) International Patent Classification⁷: G06F 9/38, 9/30

HILL, David; 37000 SW Goddard Road, Cornelius, OR 97113 (US). KAUSHIK, Shivnandan; 15417 NW Blakely Lane, Portland, OR 97229 (US). CROSSLAND, James; 10744 NW Davidson Road, Banks, OR 97106 (US). KOUFATY, David; 6030 NW 163rd Place, Portland, OR 97229 (US).

(21) International Application Number: PCT/US02/39790

(22) International Filing Date:
11 December 2002 (11.12.2002)

(74) Agents: MALLIE, Michael, J. et al.; Blakely Sokoloff Taylor & Zafman, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, CA 90025 (US).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/039,777 31 December 2001 (31.12.2001) US


(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Blvd., Santa Clara, CA 95052 (US).

(72) Inventors: MARR, Deborah; 2564 NW Pettygrove Street, Portland, OR 97210 (US). RODGERS, Scott; 452 SW Brookwood Avenue, Hillsboro, OR 97123 (US).

[Continued on next page]

(54) Title: SUSPENDING EXECUTION OF A THREAD IN A MULTI-THREADED



(57) Abstract: Techniques for suspending execution of a thread in a multi-threaded processor. In one embodiment, a processor includes resources that can be partitioned between multiple threads. Processor logic receives an instruction in a first thread of execution, and, in response to that instruction, relinquishes portions of the portioned resources for use by other threads.

WO 03/058434 A1



(84) **Designated States (regional):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG). — before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— with international search report

**SUSPENDING EXECUTION OF A THREAD IN A MULTI-THREADED
PROCESSOR**

RELATED APPLICATIONS

[0001] This application is related to Application Serial Number / , , entitled "A
5 Method and Apparatus for Suspending Execution of a Thread Until a Specified Memory
Access Occurs"; Application Serial Number / , , entitled "Coherency Techniques
for Suspending Execution of a Thread Until a Specified Memory Access Occurs";
Application Serial Number / , , entitled "Instruction Sequences for Suspending
Execution of a Thread Until a Specified Memory Access Occurs" all filed on the same date
10 as the present application.

BACKGROUND

1. Field

[0002] The present disclosure pertains to the field of processors. More particularly, the
15 present disclosure pertains to multi-threaded processors and techniques for temporarily
suspending the processing of one thread in a multi-threaded processor.

2. Description of Related Art

[0003] A multi-threaded processor is capable of processing multiple different instruction
20 sequences concurrently. A primary motivating factor driving execution of multiple
instruction streams within a single processor is the resulting improvement in processor
utilization. Highly parallel architectures have developed over the years, but it is often
difficult to extract sufficient parallelism from a single stream of instructions to utilize the
multiple execution units. Simultaneous multi-threading processors allow multiple
25 instruction streams to execute concurrently in the different execution resources in an

attempt to better utilize those resources. Multi-threading can be particularly advantageous for programs that encounter high latency delays or which often wait for events to occur. When one thread is waiting for a high latency task to complete or for a particular event, a different thread may be processed.

[0004] Many different techniques have been proposed to control when a processor switches between threads. For example, some processors detect particular long latency events such as L2 cache misses and switch threads in response to these detected long latency events. While detection of such long latency events may be effective in some circumstances, such event detection is unlikely to detect all points at which it may be efficient to switch threads.

10 In particular, event based thread switching may fail to detect points in a program where delays are intended by the programmer.

[0005] In fact, often, the programmer is in the best position to determine when it would be efficient to switch threads to avoid wasteful spin-wait loops or other resource-consuming delay techniques. Thus, allowing programs to control thread switching may enable

15 programs to operate more efficiently. Explicit program instructions that affect thread selection may be advantageous to this end. For example, a "Pause" instruction is described in US Patent Application No. 09/489,130, filed 1/21/2000. The Pause instruction allows a thread of execution to be temporarily suspended either until a count is reached or until an instruction has passed through the processor pipeline. The Pause instruction described in

20 the above-referenced application, however, does not specify that thread partitionable resources are to be relinquished. Different techniques may be useful in allowing programmers to more efficiently harness the resources of a multi-threaded processor.

Brief Description of the Figures

[0006] The present invention is illustrated by way of example and not limitation in the
5 Figures of the accompanying drawings.

[0007] Figure 1 illustrates one embodiment of a multi-threaded processor having logic to
suspend a thread in response to an instruction and to relinquish resources associated with
that thread.

[0008] Figure 2 is a flow diagram illustrating operation of the multi-threaded processor of
10 Figure 1 according to one embodiment.

[0009] Figure 3a illustrates various options for specifying an amount of time a multi-
threading processor may be suspended.

[0010] Figure 3b illustrates a flow diagram in which the suspended state may be exited by
either the elapse of a selected amount of time or the occurrence of an event.

[0011] Figure 4 illustrates resource partitioning, sharing, and duplication according to one
embodiment.

[0012] Figure 5 illustrates various design representations or formats for simulation,
emulation, and fabrication of a design using the disclosed techniques.

Detailed Description

20

[0013] The following description describes techniques for suspending execution of a
thread in a multi-threaded processor. In the following description, numerous specific
details such as logic implementations, opcodes, means to specify operands, resource
partitioning/sharing/duplication implementations, types and interrelationships of system
25 components, and logic partitioning/integration choices are set forth in order to provide a

more thorough understanding of the present invention. It will be appreciated, however, by one skilled in the art that the invention may be practiced without such specific details. In other instances, control structures, gate level circuits and full software instruction sequences have not been shown in detail in order not to obscure the invention. Those of ordinary skill in the art, with the included descriptions, will be able to implement appropriate functionality without undue experimentation.

[0014] The disclosed techniques may allow a programmer to implement a suspend mechanism in one thread while letting other threads harness processing resources. Thus, partitions previously dedicated to the suspended thread may be relinquished while the 10 thread is suspended. These and/or other disclosed techniques may advantageously improve overall processor throughput.

[0015] Figure 1 illustrates one embodiment of a multi-threaded processor 100 having suspend logic 110 to allow a thread to be suspended in response to an instruction. A "processor" may be formed as a single integrated circuit in some embodiments. In other 15 embodiments, multiple integrated circuits may together form a processor, and in yet other embodiments, hardware and software routines (e.g., binary translation routines) may together form the processor. The suspend logic may be microcode, various forms of control logic, or other implementation of the described functionality, possibly including translation, software, etc.

[0016] The processor 100 is coupled to a memory 195 to allow the processor to retrieve 25 instructions from the memory 195 and to execute these instructions. The memory and the processor may be coupled in a point-to-point fashion, via bus bridges, via a memory controller or via other known or otherwise available techniques. The memory 195 stores various program threads, including a first thread 196 and a second thread 198. The first thread 196 includes a SUSPEND instruction.

[0017] In the embodiment of Figure 1, a bus/memory controller 120 provides instructions for execution to a front end 130. The front end 130 directs the retrieval of instructions from various threads according to instruction pointers 170. Instruction pointer logic is replicated to support multiple threads. The front end 130 feeds instructions into thread 5 partitionable resources 140 for further processing. The thread partitionable resources 140 include logically separated partitions dedicated to particular threads when multiple threads are active within the processor 100. In one embodiment, each separate partition only contains instructions from the thread to which that portion is dedicated. The thread partitionable resources 140 may include, for example, instruction queues. When in a 10 single thread mode, the partitions of the thread partitionable resources 140 may be combined to form a single large partition dedicated to the one thread.

[0018] The processor 100 also includes replicated state 180. The replicated state 180 includes state variables sufficient to maintain context for a logical processor. With replicated state 180, multiple threads can execute without competition for state variable 15 storage. Additionally, register allocation logic may be replicated for each thread. The replicated state-related logic operates with the appropriate resource partitions to prepare incoming instructions for execution.

[0019] The thread partitionable resources 140 pass instructions along to shared resources 150. The shared resources 150 operate on instructions without regard to their origin. For 20 example, scheduler and execution units may be thread-unaware shared resources. The partitionable resources 140 may feed instructions from multiple threads to the shared resources 150 by alternating between the threads in a fair manner that provides continued progress on each active thread. Thus, the shared resources may execute the provided instructions on the appropriate state without concern for the thread mix.

[0020] The shared resources 150 may be followed by another set of thread partitionable

resources 160. The thread partitionable resources 160 may include retirement resources such as a re-order buffer and the like. Accordingly, the thread partitionable resources 160 may ensure that execution of instructions from each thread concludes properly and that the appropriate state for that thread is appropriately updated.

[0021] As previously mentioned, it may be desirable to provide programmers with a technique to implement a delay without requiring constant polling of a memory location or even execution of a loop of instructions. Thus, the processor 100 of Figure 1 includes the suspend logic 110. The suspend logic 110 may be programmable to provide a particular duration for which the thread is to be suspended or to provide a fixed delay. The suspend logic 110 includes pipeline flush logic 112 and partition/anneal logic 114.

[0022] The operations of the embodiment of Figure 1 may be further explained with reference to the flow diagram of Figure 2. In one embodiment, the instruction set of the processor 100 includes a SUSPEND opcode (instruction) to cause thread suspension. In block 200, the SUSPEND opcode is received as a part of the sequence of instructions of a first thread (T1). Thread T1 execution is suspended as indicated in block 210. The thread suspend logic 110 includes pipeline flush logic 112, which drains the processor pipeline in order to clear all instructions as indicated in block 220. In one embodiment, once the pipeline has been drained, partition/anneal logic 114 causes any partitioned resources associated exclusively with thread T1 to be relinquished for use by other threads as indicated in block 230. These relinquished resources are annealed to form a set of larger resources for the remaining active threads to utilize.

[0023] As indicated in block 235, other threads may be executed (assuming instructions are available for execution) during the time in which thread T1 is suspended. Thus, processor resources may continue to be utilized, substantially without interference from thread T1. Dedication of the processor resources more fully to other threads may

advantageously expedite processing of other useful execution streams when thread T1 has little or no useful work to accomplish, or when a program decides that completing tasks in thread T1 is not a priority.

[0024] In general, with thread T1 suspended, the processor enters an implementation 5 dependent state which allows other threads to more fully utilize the processor resources. In some embodiments, the processor may relinquish some or all of the partitions of partitionable resources 140 and 160 that were dedicated to T1. In other embodiments, different permutations of the SUSPEND opcode or settings associated therewith may indicate which resources to relinquish, if any. For example, when a programmer 10 anticipates a shorter wait, the thread may be suspended, but maintain most resource partitions. Throughput is still enhanced because the shared resources may be used exclusively by other threads during the thread suspension period. When a longer wait is anticipated, relinquishing all partitions associated with the suspended thread allows other threads to have additional resources, potentially increasing the throughput of the other 15 threads. The additional throughput, however, comes at the cost of the overhead associated with removing and adding partitions when threads are respectively suspended and resumed.

[0025] In block 240, a test is performed to determine if the suspend state should be exited. If the specified delay has occurred (i.e., sufficient time has elapsed), then the thread may 20 be resumed. The time for which the thread is suspended may be specified in a number of manners, as shown in Figure 3a. For example, a processor 300 may include a delay time (D1) specified by a routine of microcode 310. A timer or counter 312 may implement the delay and signal the microcode when the specified amount of time has elapsed. Alternatively, one or more fuses 330 may be used to specify a delay (D2), or a register 340 25 may store a delay (D3). A delay (D4) may be specified by a register or storage location

such as a configuration register in a bridge or memory controller 302 which is coupled to the processor. A delay (D5) may also be specified by the basic input/output system (BIOS) 322. Alternatively still, the delay (D6) could be stored in a memory 304 which is coupled to the memory controller 302. The processor 300 may retrieve the delay value as 5 an implicit or explicit operand to the SUSPEND opcode as it is executed by an execution unit 320. Other known or otherwise available or convenient techniques of specifying a value may be used to specify the delay as well.

[0026] Referring back to Figure 2, if the delay time has not elapsed, then the timer, counter, or other delay-measuring mechanism used continues to track the delay, and the 10 thread remains suspended, as indicated by the return to block 240. If the delay time has elapsed, then thread T1 resumption begins in block 250. As indicated in block 250, the pipeline is flushed, to free resources for thread T1. In block 260, resources are re-partitioned such that thread T1 has portions of the thread-partitionable resources with which to perform operations. Finally, thread T1 re-starts execution, as indicated in block 15 270.

[0027] Thus, the embodiments of Figures 1 and 2 provide techniques to allow a thread to be suspended by a program for a particular duration. In one embodiment, other events also cause T1 to be resumed. For example, an interrupt may cause T1 to resume. Figure 20 3b illustrates a flow diagram for one embodiment that allows other events to cause the suspend state to be exited. In block 360, the thread is already suspended according to previous operations. In block 370, whether sufficient time has elapsed (as previously discussed with respect to Figure 2) is tested. In the event that sufficient time has elapsed, then thread T1 is resumed, as indicated in block 380.

[0028] On the other hand, if insufficient time has elapsed in block 365, then any suspend- 25 state-breaking events are detected in blocks 370 and 375. In some embodiments, there

may be operands, configuration setting, permutations of the SUSPEND instruction, etc., that specify which if any events cause the suspend state to be exited. Thus, block 370 tests whether any (and in some embodiments which) events are enabled to break the suspend state. If no events are enabled to break the suspend state, then the process returns to block 5 365. If any of the enabled events occurs, as tested in block 375, then thread T1 is resumed, as indicated in block 380. Otherwise, the processor remains with thread T1 in the suspended state, and the process returns to block 365.

[0029] Figure 4 illustrates the partitioning, duplication, and sharing of resources according to one embodiment. Partitioned resources may be partitioned and annealed (fused back together for re-use by other threads) according to the ebb and flow of active threads in the 10 machine. In the embodiment of Figure 4, duplicated resources include instruction pointer logic in the instruction fetch portion of the pipeline, register renaming logic in the rename portion of the pipeline, state variables (not shown, but referenced in various stages in the pipeline), and an interrupt controller (not shown, generally asynchronous to pipeline). 15 Shared resources in the embodiment of Figure 4 include schedulers in the schedule stage of the pipeline, a pool of registers in the register read and write portions of the pipeline, execution resources in the execute portion of the pipeline. Additionally, a trace cache and an L1 data cache may be shared resources populated according to memory accesses without regard to thread context. In other embodiments, consideration of thread context 20 may be used in caching decisions. Partitioned resources in the embodiment of Figure 4, include two queues in queuing stages of the pipeline, a re-order buffer in a retirement stage of the pipeline, and a store buffer. Thread selection multiplexing logic alternates between the various duplicated and partitioned resources to provide reasonable access to both threads.

[0030] In the embodiment of Figure 4, when one thread is suspended, all instructions

related to thread 1 are drained from both queues. Each pair of queues is then combined to provide a larger queue to the second thread. Similarly, more registers from the register pool are made available to the second thread, more entries from the store buffer are freed for the second thread, and more entries in the re-order buffer are made available to the 5 second thread. In essence, these structures are returned to single dedicated structures of twice the size. Of course, different proportions may result from implementations using different numbers of threads.

[0031] In some embodiments, the thread partitionable resources, the replicated resources, and the shared resources may be arranged differently. In some embodiments, there may 10 not be partitionable resources on both ends of the shared resources. In some embodiments, the partitionable resources may not be strictly partitioned, but rather may allow some instructions to cross partitions or may allow partitions to vary in size depending on the thread being executed in that partition or the total number of threads being executed. Additionally, different mixes of resources may be designated as shared, 15 duplicated, and partitioned resources.

Figure 5 illustrates various design representations or formats for simulation, emulation, and fabrication of a design using the disclosed techniques. Data representing a design may represent the design in a number of manners. First, as is useful in simulations, the hardware may be represented using a hardware description language or another 20 functional description language which essentially provides a computerized model of how the designed hardware is expected to perform. The hardware model 1110 may be stored in a storage medium 1100 such as a computer memory so that the model may be simulated using simulation software 1120 that applies a particular test suite 1130 to the hardware model 1110 to determine if it indeed functions as intended. In some embodiments, the 25 simulation software is not recorded, captured, or contained in the medium.

Additionally, a circuit level model with logic and/or transistor gates may be produced at some stages of the design process. This model may be similarly simulated, sometimes by dedicated hardware simulators that form the model using programmable logic. This type of simulation, taken a degree further, may be an emulation technique. In 5 any case, re-configurable hardware is another embodiment that may involve a machine readable medium storing a model employing the disclosed techniques.

Furthermore, most designs, at some stage, reach a level of data representing the physical placement of various devices in the hardware model. In the case where conventional semiconductor fabrication techniques are used, the data representing the 10 hardware model may be the data specifying the presence or absence of various features on different mask layers for masks used to produce the integrated circuit. Again, this data representing the integrated circuit embodies the techniques disclosed in that the circuitry or logic in the data can be simulated or fabricated to perform these techniques.

In any representation of the design, the data may be stored in any form of a 15 computer readable medium. An optical or electrical wave 1160 modulated or otherwise generated to transmit such information, a memory 1150, or a magnetic or optical storage 1140 such as a disc may be the medium. The set of bits describing the design or the particular part of the design are an article that may be sold in and of itself or used by others for further design or fabrication.

[0032] Thus, techniques for suspending execution of a thread in a multi-threaded processor are disclosed. While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since 25 various other modifications may occur to those ordinarily skilled in the art upon studying

this disclosure.

What is claimed is:

1. A processor comprising:

a plurality of thread partitionable resources that are each partitionable between

5 a plurality of threads;

logic to receive a program instruction from a first thread of said plurality of

threads, and in response to said program instruction to cause the processor
to suspend execution of the first thread and to relinquish portions of said
plurality of thread partitionable resources associated with the first thread

10 for use by other ones of said plurality of threads.

2. The processor of claim 1 wherein the program instruction is a suspend instruction.

3. The processor of claim 1 wherein said logic is to cause the processor to suspend the
first thread for a selected amount of time.

4. The processor of claim 3 wherein said selected amount of time is a fixed amount of
15 time.

5. The processor of claim 3 wherein said processor is to execute instructions from a
second thread while said first thread is suspended.

6. The processor of claim 3 wherein said selected amount of time is programmable by at
least one technique chosen from a set consisting of:

20 providing an operand in conjunction with the program instruction;

blowing fuses to set the selected amount;

programming the selected amount in a storage location in advance of decoding the program instruction;

setting the selected amount in microcode.

5

5 7. The processor of claim 1 wherein said plurality of thread partitionable resources comprises:

an instruction queue;

a register pool.

8. The processor of claim 7 further comprising:

10 a plurality of shared resources, said plurality of shared resources comprising:

a plurality of execution units;

a cache;

a scheduler;

a plurality of duplicated resources, said plurality of duplicated resources

15 comprising:

a plurality of processor state variables;

an instruction pointer;

register renaming logic.

9. The processor of claim 8 wherein said plurality of thread partitionable resources further

20 comprises:

a plurality of re-order buffers;

a plurality of store buffer entries.

10. The processor of claim 1 wherein said logic is further to cause the processor to resume execution of said first thread in response to an event.

11. The processor of claim 3 wherein said logic is further to cause the processor to ignore events until said selected amount of time has elapsed.

5

5 12. The processor of claim 1 wherein said processor is embodied in digital format on a computer readable medium.

13. A method comprising:

receiving a first opcode in a first thread of execution;

suspending said first thread for a selected amount of time in response to said first

10 opcode;

relinquishing a plurality of thread partitionable resources in response to said first opcode.

14. The method of claim 13 wherein relinquishing comprises:

annealing the plurality of thread partitionable resources to become larger structures

15 usable by fewer threads.

15. The method of claim 14 wherein relinquishing said plurality of thread partitionable resources comprises:

relinquishing a partition of an instruction queue;

relinquishing a plurality of registers from a register pool.

16. The method of claim 15 wherein relinquishing said plurality of thread partitionable resources further comprises:

relinquishing a plurality of store buffer entries;

relinquishing a plurality of re-order buffer entries.

5

5 17. The method of claim 13 wherein said selected amount of time is programmable by at least one technique chosen from a set consisting of:

providing an operand in conjunction with the first opcode;

blowing fuses to set the selected amount of time;

programming the selected amount of time in a storage location in advance of

10 decoding the program instruction;

setting the selected amount of time in microcode.

18. A system comprising:

a memory to store a plurality of program threads, including a first thread and a

second thread, said first thread including a first instruction;

15 a processor coupled to said memory, said processor including a plurality of thread partitionable resources and a plurality of shared resources, said processor to execute instructions from said memory, said processor, in response to execution of said first instruction to suspend said first thread and to relinquish portions of said plurality of thread partitionable resources.

20

20 19. The system of claim 18 wherein said processor is to execute said second thread from said memory while said first thread is suspended.

20. The system of claim 19 wherein said processor is to suspend execution of said first thread in response to said first instruction for a selected amount of time, said selected amount of time is chosen by at least one technique chosen from a set consisting of:

providing an operand in conjunction with the program instruction;

blowing fuses to set the selected amount of time;

programming the selected amount of time in a storage location in advance of decoding the program instruction;

setting the select amount of time in microcode.

5

21. The system of claim 18 wherein said plurality of thread partitionable resources

10

comprises:

an instruction queue;

a register pool.

22. The system of claim 21 wherein said processor further comprises:

a plurality of shared resources, said plurality of shared resources comprising:

15

a plurality of execution units;

a cache;

a scheduler;

a plurality of duplicated resources, said plurality of duplicated resources

comprising:

20

a plurality of processor state variables;

an instruction pointer;

register renaming logic.

23. The system of claim 22 wherein said plurality of thread partitionable resources further comprises:

- a plurality of re-order buffers;
- a plurality of store buffer entries;

5

5 24. An apparatus comprising:

- means for receiving a first instruction from a first thread;
- means for suspending said first thread in response to said first instruction;
- means for relinquishing a plurality of partitions of a plurality of resources;
- means for re-partitioning said plurality of resources after a selected amount of time.

10

25. The apparatus of claim 24 wherein said first instruction is a macro-instruction from a user-executable program.

26. The apparatus of claim 25 wherein said plurality of resources comprises a register pool and an instruction queue.

15

1/6




FIG. 1

2/6




FIG. 2

3/6




FIG. 3A

4/6




FIG. 3B

5/6




FIG. 4

6/6




FIG. 5

INTERNATIONAL SEARCH REPORT

Internat	Application No
PCT/US 02/39790	

A. CLASSIFICATION OF SUBJECT MATTER	
IPC 7	G06F9/38 G06F9/30

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 98 43193 A (UNIV MARYLAND ;VISHKIN UZI (US)) 1 October 1998 (1998-10-01) page 8, line 9 - line 26 page 17, line 15 - line 28 page 23, line 29 - line 33 ---	1,18,24
A	EP 0 827 071 A (MATSUSHITA ELECTRIC IND CO LTD) 4 March 1998 (1998-03-04) the whole document ---	1,18,24
A	MENDELSON A ET AL: "DESIGN ALTERNATIVES OF MULTITHREADED ARCHITECTURE" INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, PLENUM PRESS, NEW YORK, US, vol. 27, no. 3, June 1999 (1999-06), pages 161-193, XP000849200 ISSN: 0885-7458 -----	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the International search	Date of mailing of the International search report
25 April 2003	08/05/2003

Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2260 HV Rijswijk Tel (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer
---	--------------------

Daskalakis, T

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internat Application No

PCT/US 02/39790

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
WO 9843193	A	01-10-1998	AU	6586898 A		20-10-1998
			WO	9843193 A2		01-10-1998
			US	6463527 B1		08-10-2002
EP 0827071	A	04-03-1998	DE	69717369 D1		09-01-2003
			EP	1291765 A2		12-03-2003
			EP	0827071 A2		04-03-1998
			JP	10124316 A		15-05-1998
			US	6105127 A		15-08-2000